IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Appl. No.

10/628,906

Confirmation No.:

7434

Applicant

Alan Marshall

Filing Date

July 28, 2003

Title

Methods and Systems for Reducing Leakage Current in Semiconductor

Circuits

Group Art Unit:

2816

Examiner

My Trang Ton

Docket No.

703567.4001

Customer No.

34313

Commissioner for Patents P.O. Box 1450 Alexandria, VA 22313-1450

TRANSMITTAL OF FORMAL DRAWINGS

Applicant hereby submits formal drawing (13 sheets with 18 figures) for the abovereferenced application. If there are any questions regarding these drawings, please call the undersigned.

The Commissioner is authorized to charge any fee which may be required in connection with this Submission of Formal Drawings to deposit account No. 15-0665

Respectfully submitted,

ORRICK, HERRINGTON & SUTCLIFFE LLP

Dated: February 3, 2005

Donald Daybell Reg. No. 50,877

Orrick, Herrington & Sutcliffe LLP

4 Park Plaza, Suite 1600

Irvine, CA 92614-2558

Tel.: 949-567-6700/Fax: 949-567-6710

CERTIFICATE OF MAILING 37 CFR §1,8

I hereby certify, pursuant to 37 CFR §1.8, that I have reasonable basis to expect that that this paper or fee (along with any referred to as being attached or enclosed) would be mailed or transmitted on or before the date indicated with the United States Postal Service with sufficient postage as first class mail on the date shown below in an envelope addressed to the Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-

Damd:

February 3, 2004

PAGE 3/16 * RCVD AT 2/22/2005 3:33:23 PM [Eastern Standard Time] * SVR:USPTO-EFXRF-1/25 * DNIS:2731754 * CSID:949 567 6710 * DURATION (mm-ss):02-54